

Operation; Cpu; Memory Map - Toshiba TLCS-90 Series Data Book

8 bit microcontroller

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68

69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118

119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168

169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
Table Of Contents
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217

218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267

268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317

318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364




-

[Table of Contents](#)

•

Bookmarks



TOSHIBA
TMP90C840

3 • **TOSHIBA**
OPERATION

This chapter describes
the

3. OPERATION

functions and the basic operations of the
TMP90C840 in every block.

3.1 CPU
CPU

The TMP90C840 incorporates a high-performance 8-bit
8-bit CPU. The TMP90C840 improves its speed of processing, addressing and execution compared to the conventional 8-bit versions.
This section describes the CPU functions available to

This

CPU

improves **TOSHIBA**

its speed of processing, addressing and executing instructions

compared to conventional 8-bit versions.

This section describes the CPU functions available to the programmer.

3.1.1 **This chapter describes the functions and the basic Memory map of the TMP90C840 in every block.**

The TMP90C840 supports a program memory of up to 64K bytes and a data memory of maximum 1M bytes.

The program memory may be assigned to the address space from 00000H to 0FFFFH, while the data memory can be allocated to any address from 00000H to FFFFFH. **The TMP90C840 incorporates a high-performance 8-bit improves its speed of processing, addressing and executing instructions compared to the conventional 8-bit versions.**

(1) **This section describes the CPU functions available to**
Internal ROM

The TMP90C840 internally contains an 8K-byte ROM.

3.1.1.1 **Memory map**

The address space from 0000H to 1FFFH is provided to the ROM. **The TMP90C840 supports a program memory of up to 64K bytes of maximum 1M bytes.**

The CPU starts executing a program from 0000H by resetting. **The program memory may be assigned to the address space from 0000H to 0FFFFH, while the data memory can be allocated to the entry area for the interrupt processing.**

(2) **Internal ROM**

The TMP90C840 also contains a 256-byte RAM, which is allocated to the address space from FE00H to FFBFH. **The CPU allows the access to a certain RAM area (FF00H to FFBFH, 192 bytes) by a short operation code (opcode) in a "direct addressing mode".**

The addresses from FF10H to FF7FH in this RAM area can be used as parameter area for micro DMA processing (and for any other purposes when the micro DMA function is not used). **The TMP90C840 also contains a 256 byte RAM, which address space from FE00H to FFBFH. The CPU allows a program from 0000H by resetting. The addresses 0010H to 007FH in this internal ROM the entry area for the interrupt processing.**

(3) **Internal RAM**

The TMP90C840 provides a 48-byte address space as an internal I/O area, whose addresses range from FFC0H to FFEFH. **The addresses from FF10H to FF7FH in this RAM area, whose addresses range from FFC0H to FFEFH.**

This I/O area can be accessed by the CPU using a short opcode in the "direct addressing mode". **The addresses from FF10H to FF7FH in this RAM area, whose addresses range from FFC0H to FFEFH.**

(3) **Internal I/O**

Fig. 3.1 (1) is a memory map indicating the areas accessible by the CPU in the respective addressing mode. **The TMP90C840 provides a 48-byte address space area whose addresses range from FFC0H to FFEFH. This I/O area can be accessed by the CPU using a short opcode in the**

MPU90-8

[Previous Page](#)
[Next Page](#)

1

...

205

206

207

208

Quick Links:

[Table of Contents](#)

[Outline and Characteristics Mcu90](#)

[Pin Arrangement](#)

[Pin Arrangement and Functions](#)

[Cpu](#)

[Registers](#)

Related Manuals for Toshiba TLCS-90 Series

[Microcontrollers Toshiba H1 Series Data Book](#)

32bit micro controller tlcs-900/h1 series (751 pages)

[Microcontrollers Toshiba TLCS-900/H1 Series Manual](#)

Original cmos 32-bit microcontroller (544 pages)

[Microcontrollers Toshiba TLCS-900/H1 Series Manual](#)

Original cmos 32-bit microcontroller (652 pages)

[Microcontrollers Toshiba TLCS-900/H1 Series Data Book](#)

32bit micro controller (495 pages)

[Microcontrollers Toshiba TLCS-900/H1 Series Manual](#)

Original cmos 32-bit microcontroller (68 pages)

[Microcontrollers Toshiba TMP96C141AF Manual](#)

Cmos 16-bit microcontroller (178 pages)

[Microcontrollers Toshiba TLCS-870/C Series Manual](#)

8 bit microcontroller (191 pages)

[Microcontrollers Toshiba TLCS-870/C Series Manual](#)

8 bit microcontroller (205 pages)

[Microcontrollers Toshiba TLCS-870/C1 Series Manual](#)

8 bit microcontroller (408 pages)

[Microcontrollers Toshiba TLCS-900/L1 Series Manual](#)

Original cmos 16-bit microcontroller (261 pages)

[Microcontrollers Toshiba TLCS-900/L1 Series Manual](#)

Original cmos 16-bit microcontroller (204 pages)

[Microcontrollers Toshiba TXZ Family Reference Manual](#)

32-bit risc microcontroller txz family reference manual comparator (comp-b) (15 pages)

[Microcontrollers Toshiba TXZ Series Reference Manual](#)

32-bit risc microcontroller. can controller (can-a) (54 pages)

[Microcontrollers Toshiba TXZ Series Reference Manual](#)

32-bit risc microcontroller, serial peripheral interface tspi-b (67 pages)

[Microcontrollers Toshiba TXZ Series Reference Manual](#)

32-bit risc microcontroller (17 pages)

[Microcontrollers TOSHIBA TXZ SERIES Reference Manual](#)

Oscillation frequency detector (20 pages)

Related Content for Toshiba TLCS-90 Series

[TXZ+ Series Elosc Setting \(No Operation Of External Low Speed Oscillator → Operation\)](#)

Toshiba TXZ+ Series

[TXZ+ Series Clock Control And Operation Mode](#)

Toshiba TXZ+ Series

[TLCS-900/L1 Series Operation](#)

Toshiba TLCS-900/L1 Series

[TLCS-870/C Series Operation Mode Control Circuit](#)

Toshiba TLCS-870/C Series

[TX03 Series Reset Operation](#)

Toshiba TX03 Series

[TLCS-900/H1 Series Operation](#)

Toshiba TLCS-900/H1 Series

[TLCS-870/C1 Series Warm-Up Counter Operation When The Oscillation Is Enabled By The Hardware](#)

Toshiba TLCS-870/C1 Series

[TXZ Series Operation Description](#)

This manual is also suitable for:

[Tlcs-48 series](#) [Tmp90c840n](#) [Tmp80c840f](#) [Tmp90c840e](#) [Tmp8048a](#) [Tmp8035a](#) ... [Show all](#)